

STEBus Interface
for Acorn
RISC OS-based Computer
Systems

User Guide and
Programmer's Reference Manual

Intelligent Interfaces Ltd

30th September 1996

C Copyright Intelligent Interfaces Ltd 1992

Neither the whole or any part of the information contained in this User Guide may be adapted or reproduced in any material form except with the written approval of Intelligent Interfaces.

All information is given by Intelligent Interfaces in good faith. However, it is acknowledged that there may be errors or omissions in this User Guide. Intelligent Interfaces welcomes comments and suggestions relating to the STEbus System for Acorn RISC OS-based Computer Systems and this User Guide.

All correspondence should be addressed to:-

Technical Enquiries
P O Box 80
Eastleigh
Hants
SO53 2YX

Tel: 023 8026 1514
Fax: 087 0052 128
Email: andy@intint.demon.co.uk

This User Guide is intended only to assist the reader in the use of the STEbus System for Acorn RISC OS-based Computer Systems and, therefore, Intelligent Interfaces shall not be liable for any loss or damage whatsoever arising from the use of any information or particulars in, or any error or omission in, this User Guide, or any in-correct use of the STEbus System for Acorn RISC OS-based Computer Systems.

Contents

1 Introduction

- 1.1 Fitting the Computer Expansion Card

2 The STEbus Interface Hardware

- 2.1 Hardware Overview
- 2.2 Hardware Details

3 The STEbus Interface Software

- 3.1 The STEbus Module SWI's

4 STEbus Interface Link Selection Options

- 4.1 Computer Expansion Card
- 4.2 STEbus Board

Appendices

- I Memory Map
- II Extended Expansion Card ID
- III STEbus Module SWI's

Circuit Diagram

1 Introduction

The STEbus Interface Expansion Card fitted in any Acorn Risc OS-based Computer System with an expansion backplane enables the use of an external STEbus input/output sub-system for measurement and control applications. The large range of STEbus I/O boards available include Analogue to Digital and Digital to Analogue converters, Parallel I/O (including counter/timers), Serial I/O, Networking Interfaces (Bit Bus, HART, etc.), Stepper and Servo Motor Controllers, EPROM Programmers, etc.

The STEbus (IEEE Std 1000) Interface comprises two single Eurocards connected by up to 2m of ribbon cable. One card plugs into the expansion backplane of the computer and the other plugs into the STEbus backplane.

The interface enables the computer to directly address either the 4 Kbyte STEbus I/O space or the 1 Mbyte STEbus memory space (in 256 x 4 Kbyte pages).

The card which plugs into the backplane of the STEbus system provides STEbus system controller facilities. It is a potential master of the STEbus and has an on-card arbiter which enables the computer to be used in high performance multi-master systems.

Full software support is provided by a module.

1.1 Fitting the Expansion Card

The card can be fitted in any Acorn Computer with an expansion backplane.

To fit the card in an A300 series, A400 series, A540, A5000, Risc PC or A7000 computer:-

- 1 Switch off the power to the Computer.
- 2 Disconnect the Computer from the mains supply.
- 3 The card can be fitted in any unused expansion card slot.
- 4 Remove the blanking plate from the rear of the Computer and retain the two screws.
- 5 Fit the card and secure it in position using the two screws retained at stage 4 (if required, fit a joiner and blanking plate).
- 6 Reconnect the Computer to the mains supply.
- 7 Switch on the power to the Computer.
- 8 Confirm that the card has been fitted correctly by pressing F12 and typing

*Podules

This should list the STEbus as

```
Intelligent Interfaces STEbus Interface
```

together with any other cards fitted. Press <Return> to return to the Desktop.

The maximum number of STEbus Expansion Cards that can be fitted is limited only by the number of unused expansion card slots.

2 The STEbus Interface Hardware

2.1 Hardware Overview

System Controller Facilities

The STEbus Interface provides the following facilities:-

- i) SYSCCLK, a 16 MHz system clock signal. This is a link selectable option.
- ii) SYSRST*, a bit in the control latch on the STEbus board enables the system reset signal to be under the control of software running on the computer. This is a link selectable option. Note that the STEbus system reset SYSRST* signal and the reset RST* signal of the computer are not directly connected allowing the two systems to be reset independently.

On-board Arbitration

The STEbus board provides an arbiter which, as supplied, implements an arbitration algorithm which initially allocates bus control to requests in the following order of priority - local RQ*, BUSRQ0*, BUSRQ1* and then works on a 'round robin' basis to ensure that no request is ignored forever. Other arbitration algorithms can be supplied to special order.

On-board/Off-board Arbitration

The on-board arbiter is a link selectable option and can be disabled. The local RQ is then linked to either BUSRQ0 or BUSRQ1 to request bus control from an arbiter on another STEbus board.

Master Type and Mode

The STEbus Interface is a potential master which, as supplied, works on a 'Release-On-Request' basis through the detection of another Bus Request BUSRQ* signal becoming active. Alternatively it can, if supplied to special order, work on a 'Release-When-Done' basis. The 'Release-On-Request' mode reduces the number of bus arbitrations required and thereby reduces the average computer STEbus access time. When the computer, via the STEbus Interface, is the only master in an STEbus system, the first arbitration is the only one ever carried out.

A bit in the control latch on the STEbus board enables a request by the STEbus Interface for control of the bus to be locked. This allows the ARM processor of the computer to perform the indivisible read modify write operations essential in a multi-master system.

Addressing

A bit in the control latch on the STEbus board enables the selection of either the 4 Kbyte of the STEbus I/O space or the STEbus memory space. A paging register is provided on the STEbus board to enable the 1 Mbyte of STEbus memory space to be addressed as 256 x 4 Kbyte pages. The 4 Kbyte of STEbus address space is mapped directly into the 4 Kbyte x 8 of MEMC module address space allocated to each expansion card.

A state machine on the expansion card synchronises the MEMC cycle with the asynchronous handshake protocol of the STEbus. This, in turn, is implemented by a state machine on the STEbus board which involves the synchronisation lines address strobe ADRSTB*, data strobe DATSTB*, data transfer acknowledge DATAACK* and transfer error TFRERR*.

Interrupts

There are two main sources of interrupts.

- i) STEbus Attention Requests ATNRQ*(<0...7) interrupts. These can be individually linked to

generate either an IRQ (ordinary) or FIQ (fast) interrupt to the ARM processor of the computer. A control bit in the control latch on the STEbus board allows the Attention Request interrupts to be enabled or disabled as a group. An Attention Request status register is provided to enable the source of the interrupt to be determined.

ii) Cycle Error CYCERR* and System Reset SYSRST* interrupts. A Cycle Error CYCERR* interrupt is generated if the ARM processor of the computer attempts to access the STEbus and a System Reset SYSRST* is in progress or a Transfer Error TFRERR* occurs. A System Reset SYSRST* interrupt is generated whenever System Reset SYSRST* is active whether it is being driven by the STEbus interface or another board in the system.

The Cycle Error CYCERR* and System Reset SYSRST* interrupts can be individually linked to generate either IRQ or FIQ interrupts to the ARM processor of the computer. A control bit in the control latch on the STEbus board allows the two interrupts to be enabled or disabled as a group. A status register is provided to enable the source of the interrupt, CYCERR* or SYSRST*, to be determined.

The two interrupts are reset by a write to a reserved address.

Two control bits in the control latch on the expansion card allow all IRQ and FIQ interrupts from the STEbus interface to be independently enabled and disabled. A status register is provided to enable the source of the interrupt, IRQ or FIQ to be determined.

Bus driver and receivers

The bus drivers and receivers on the STEbus board meet the specification given in the IEEE Std 1000-1987.

2.2 Hardware Details

STEbus I/O or memory space

Computer addresses

Slot 0 - &03000000 to &03003FFC

Slot 1 - &03004000 to &03007FFC

Slot 2 - &03008000 to &0300BFFC

Slot 3 - &0300C000 to &03003FFC

(4 Kbyte x 8 of MEMC module address space - each byte on a 32 bit word boundary)

Computer cycle - MEMC Read/Write

Computer expansion card status register

Computer addresses

Slot 0 - &03342800

Slot 1 - &03346800

Slot 2 - &0334A800

Slot 3 - &0334E800

Computer cycle - Fast Read

0 IRQ interrupt status (0 = no IRQ interrupt, 1 = IRQ interrupt)

1 0

2 FIQ interrupt status (0 = no FIQ interrupt, 1 = FIQ interrupt)

3 0

4 0

5 0

6 reflects the state of latch[6] IRQ interrupt enable
(0 = IRQ disabled, 1 = IRQ enabled)

7 reflects the state of latch[7] FIQ interrupt enable
(0 = FIQ disabled, 1 = FIQ enabled)

Computer expansion card control latch

Computer addresses

Slot 0 - &03342800
Slot 1 - &03346800
Slot 2 - &0334A800
Slot 3 - &0334E800

Computer cycle - Fast Write

0 A10
1 A11
2 A12
3 A13
4 A14
5 A16
6 IRQ interrupt enable (0 = IRQ disabled, 1 = IRQ enabled)
7 FIQ interrupt enable (0 = FIQ disabled, 1 = FIQ enabled)

STEBus board status register

Computer addresses

Slot 0 - &03343000
Slot 1 - &03347000
Slot 2 - &0334B000
Slot 3 - &0334F000

Computer cycle - Fast Read

0 reflects the state of latch[0] ATN interrupt enable
(0 = disabled, 1 = enabled)
1 reflects the state of latch[1] CYCERR and SYSRST interrupt enable
(0 = disabled, 1 = enabled)
2 reflects the state of latch[2] RESET (0 = false, 1 = true)
3 reflects the state of latch[3] MEM I/O*
(0 = STEbus I/O address space selected,
1 = STEbus memory address space selected)
4 reflects the state of latch[4] LOCK
(0 = requests for control of the STEbus not locked,
1 = requests for control of the STEbus locked)
5 CYCERR interrupt status (0 = no CYCERR interrupt, 1 = CYCERR interrupt)
6 SYSRST interrupt status (0 = no SYSRST interrupt, 1 = SYSRST interrupt)
7 SYSRST status (0 = SYSRST* false, 1 = SYSRST* true)

STEBus board control latch

Computer addresses

Slot 0 - &03343000
Slot 1 - &03347000
Slot 2 - &0334B000
Slot 3 - &0334F000

Computer cycle - Fast Write

0 ATN interrupt enable (0 = disabled, 1 = enabled)
1 CYCERR and SYSRST interrupt enable (0 = disabled, 1 = enabled)
2 RESET if link S7 fitted (0 = SYSRST* false, 1 = SYSRST* true)
3 MEM I/O* (0 = select STEbus I/O address space,
1 = select STEbus memory address space)
4 LOCK (0 = requests for control of the STEbus not locked,
1 = requests for control of the STEbus locked)
5 unused state not relevant
6 unused state not relevant
7 unused state not relevant

STEBus board clear CYCERR and SYSRST interrupts

Computer addresses

Slot 0 - &03343004

Slot 1 - &03347004

Slot 2 - &0334B004

Slot 3 - &0334F004

Computer cycle - Fast Write

- 0 unused state not relevant (write to reserved address clears interrupts)
- 1 unused state not relevant (write to reserved address clears interrupts)
- 2 unused state not relevant (write to reserved address clears interrupts)
- 3 unused state not relevant (write to reserved address clears interrupts)
- 4 unused state not relevant (write to reserved address clears interrupts)
- 5 unused state not relevant (write to reserved address clears interrupts)
- 6 unused state not relevant (write to reserved address clears interrupts)
- 7 unused state not relevant (write to reserved address clears interrupts)

STEBus board Attention Request status register

Computer addresses

Slot 0 - &03343008

Slot 1 - &03347008

Slot 2 - &0334B008

Slot 3 - &0334F008

Computer cycle - Fast Read

- 0 ATNRQ0* status (0 = no ATNRQ0, 1 = ATNRQ0)
- 1 ATNRQ0* status (0 = no ATNRQ1, 1 = ATNRQ1)
- 2 ATNRQ0* status (0 = no ATNRQ2, 1 = ATNRQ2)
- 3 ATNRQ0* status (0 = no ATNRQ3, 1 = ATNRQ3)
- 4 ATNRQ0* status (0 = no ATNRQ4, 1 = ATNRQ4)
- 5 ATNRQ0* status (0 = no ATNRQ5, 1 = ATNRQ5)
- 6 ATNRQ0* status (0 = no ATNRQ6, 1 = ATNRQ6)
- 7 ATNRQ0* status (0 = no ATNRQ7, 1 = ATNRQ7)

The Attention Request status register inverts the state of the ATNRQ* lines

STEBus board address latch

Computer addresses

Slot 0 - &0334300C

Slot 1 - &0334700C

Slot 2 - &0334B00C

Slot 3 - &0334F00C

Computer cycle - Fast Write

- 0 A12
- 1 A13
- 2 A14
- 3 A15
- 4 A16
- 5 A17
- 6 A18
- 7 A19

The address latch forms an STEBus memory space 4Kbyte page register

3 The STEbus Interface Software

The STEbus Interface software is a relocatable module which extends the RISC OS operating system. The module is stored in ROM on the expansion card and is automatically loaded and initialised by RISC OS when the computer is switched on or reset. The module provides I/O boards used with the computer. It also provides a highly optimised interrupt handling routine for interrupts from the STEbus system.

The STEbus Interface software provides SWI's to enable any of the ten sources of IRQ interrupts (ATNRQ* <0...7>, CYCERR* and SYSRST*) to be claimed and released in a similar manner to the SWI's OS_Claim Device Vector and OS_releaseDevice Vector provided by the RISC OS operating system. This simplifies the writing of interrupt routines.

3.1 The STEbus Module SWI's

STEbus_rdARCsts (SWI &420C0)

Purpose

To read the status register on the expansion card.

Parameters

R0 - expansion card slot number

Results

R2 - status

status[0] - IRQ interrupt status (0 = no IRQ interrupt, 1 = IRQ interrupt)

status[2] - FIQ interrupt status (0 = no FIQ interrupt, 1 = FIQ interrupt)

status[6] - reflects the state of latch[6] IRQ interrupt enable

(0 = IRQ disabled, 1 = IRQ enabled)

status[7] - reflects the state of latch[7] FIQ interrupt enable

(0 = FIQ disabled, 1 = FIQ enabled)

Example

```
10 computer_slot% = 1
20 SYS "STEbus_rdARCsts", computer_slot% TO ,, status%
```

returns the contents of the status register in the variable status%.

STEbus_wrARClat (SWI &420C1)

Purpose

To write to the control latch on the expansion card.

Parameters

R0 - expansion card slot number

R2 - latch

latch[5:0] - ROM page register

latch[6] - IRQ interrupt enable (0 = IRQ disabled, 1 = IRQ enabled)

latch[7] - FIQ interrupt enable (0 = FIQ disabled, 1 = FIQ enabled)

Example

```
10 computer_slot% = 3
20 SYS "STEbus_wrARClat", computer_slot%, , %01000000
```

writes %01000000 to the control latch to enable IRQ interrupts.

STEbus_rdSTEsts (SWI &420C2)

Purpose

To read the status register on the STEbus board.

Parameters

R0 - expansion card slot number

Results

R2 - status

status[0] - reflects the state of latch[0] ATN interrupt enable

(0 = disabled, 1 = enabled)

status[1] - reflects the state of latch[1] CYCERR and SYSRST interrupt enable

(0 = disabled, 1 = enabled)

status[2] - reflects the state of latch[2] RESET (0 = false, 1 = true)

status[3] - reflects the state of latch[3] MEM/IO*

(0 = STEbus I/O address space selected,

1 = STEbus memory address space selected)

status[4] - reflects the state of latch[4] LOCK

(0 = requests for control of the STEbus not locked,

1 = requests for control of the STEbus locked)

status[5] - CYCERR interrupt status

(0 = no CYCERR interrupt, 1 = CYCERR interrupt)

status[6] - SYSRST interrupt status

(0 = no SYSRST interrupt, 1 = SYSRST interrupt)

status[7] - SYSRST status (0 = SYSRST false, 1 = SYSRST true)

Example

```
10 computer_slot% = 1
20 SYS "STEbus_rdSTEsts",computer_slot% TO ,,status%
```

returns the contents of the status register in the variable status%.

STEbus_wrSTElat (SWI &420C3)**Purpose**

To write to the control latch on the STEbus board.

Parameters

R0 - expansion card slot number

R2 - latch

latch[0] - ATN interrupt enable (0 = disabled, 1 = enabled)

latch[1] - CYCERR and SYSRST interrupt enable

(0 = disabled, 1 = enabled)

latch[2] - RESET if link S7 is fitted

(0 = SYSRST false, 1 = SYSRST true)

latch[3] - MEM/IO* (0 = select STEbus I/O address space

1 = select STEbus memory address space

latch[4] - LOCK (0 = requests for control of the STEbus not locked,

1 = requests for control of the STEbus locked)

Example

```
10 computer_slot% = 0
20 SYS "STEbus_wrSTElat",computer_slot%,,%00000001
```

writes %00000001 to the control latch to enable ATN interrupts.

STEbus_enableIRQ (SWI &420C4)**Purpose**

To set the IRQ interrupt enable bit[6] in the control latch on the expansion card.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 3
20 SYS "STEBus_enableIRQ",computer_slot%
```

enables IRQ interrupts from the expansion card in slot 3.

STEBus_disableIRQ (SWI &420C5)

Purpose

To clear the IRQ interrupt enable bit[6] in the control latch on the expansion card.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 3
20 SYS "STEBus_disableIRQ",computer_slot%
```

disables IRQ interrupts from the expansion card in slot 3.

STEBus_enableFIQ (SWI &420C6)

Purpose

To set the FIQ interrupt enable bit[7] in the control latch on the expansion card.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 1
20 SYS "STEBus_enableFIQ",computer_slot
```

enables FIQ interrupts from the expansion card in slot 1.

STEBus_disableFIQ (SWI &420C7)

Purpose

To clear the FIQ interrupt enable bit[7] in the control latch on the expansion card.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 1
20 SYS "STEBus_disableFIQ",computer_slot%
```

disables FIQ interrupts from the expansion card in slot 1.

STEBus_enableATNinterrupts (SWI &420C8)

Purpose

To set the ATN interrupt enable bit[0] in the control latch on the STEbus board.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 1
20 SYS "STEBus_enableATNinterrupts",computer_slot%
```

enables ATN interrupts from the STEbus interface in slot 1.

STEBus_disableATNinterrupts (SWI &420C9)

Purpose

To clear the ATN interrupt enable bit[0] in the control latch on the STEbus board.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 1
20 SYS "STEBus_disableATNinterrupts",computer_slot%
```

disables ATN interrupts from the STEbus interface in slot 1.

STEBus_enableSYSRSTandCYCERRinterrupts (SWI &420CA)

Purpose

To set the CYCERR and SYSRST interrupt enable bit[1] in the control latch on the STEbus board.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 2
20 SYS "STEBus_enableSYSRSTand CYCERRinterrupts",computer_slot%
```

enables CYCERR and SYSRST interrupts from the STEbus interface in slot 2.

STEBus_disableSYSRSTandCYCERRinterrupts (SWI &420CB)

Purpose

To clear the CYCERR and SYSRST interrupt enable bit[1] in the control latch on the STEbus board.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 2
20 SYS "STEBus_disableSYSRSTandCYCERRinterrupts",computer_slot%
```

disables CYCERR and SYSRST interrupts from the STEbus interface in slot 2.

STEBus_setSYSRST (SWI &420CC)

Purpose

To set the RESET bit[2] in the control latch on the STEbus board if link S7 is fitted SYSRST is set true.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 1
20 SYS "STEBus_setSYSRST",computer_slot%
```

if link S7 is fitted on the STEbus interface in slot 1 SYSRST is set true.

STEBus_clearSYSRST (SWI &420CD)

Purpose

To clear the RESET bit[2] in the control latch on the STEbus board if link S7 is fitted SYSRST is set false.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 1
20 SYS "STEBus_clearSYSRST",computer_slot%
```

if link S7 is fitted on the STEbus interface in slot 1 SYSRST is set false.

STEBus_selectMEM (SWI &420CE)

Purpose

To set the MEM/IO* bit[3] in the control latch on the STEbus board to select STEbus memory address space.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 1
20 SYS "STEBus_selectMEM",computer_slot%
```

selects memory address space for the STEbus interface in slot 1.

STEBus_selectIO (SWI &420CF)

Purpose

To clear the MEM/IO* bit[3] in the control latch on the STEbus board to select STEbus I/O address space.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 1
20 SYS "STEBus_selectIO",computer_slot%
```

selects I/O address space for the STEbus interface in slot 1.

STEBus_lock (SWI &420D0)

Purpose

To set the LOCK bit[4] in the control latch on the STEbus board to lock requests for control of the STEbus. This enables the computer to perform indivisible read modify write operations essential in a multi-master system.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 1
20 SYS "STEBus_lock",computer_slot%
```

locks requests for control of the STEbus connected via the STEbus interface in slot 1.

STEBus_unlock (SWI &420D1)

Purpose

To clear the LOCK bit[4] in the control latch on the STEbus board.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 1
20 SYS "STEBus_selectMEM",computer_slot%
```

unlocks requests for control of the STEbus connected via the STEbus interface in slot 1.

STEBus_reset (SWI &420D2)

Purpose

To set the reset bit in the control latch on the STEbus board for 350m S. If link S7 is fitted (as supplied) this resets the STEbus.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 2
20 SYS "STEBus_reset"
```

STEBus_STEcLri (SWI &420D3)

Purpose

To clear Cycle Error CYCERR and System Reset SYSRST interrupts.

Parameters

R0 - expansion card slot number

Example

```
10 computer_slot% = 1
20 SYS "STEBus_STEcLri",computer_slot%
```

clears Cycle Error CYCERR and System Reset SYSRST interrupts from the STEbus interface in slot 1.

STEBus_rdATN (SWI &420D4)

Purpose

To read the Attention Request status register on the STEbus board.

Parameters

R0 - expansion card slot number

Results

R2 - status

status[0] ATNRQ0* status (0 = no ATNRQ0, 1 = ATNRQ0)

status[7] ATNRQ7* status (0 = no ATNRQ7, 1 = ATNRQ7)

STEBus_wrADR (SWI &420D5)

Purpose

To write to the address latch on the STEbus board (STEBus memory space 4 Kbyte page register).

Parameters

R0 - expansion card slot number R2 - page (0-255)

Example

```
10 computer_slot% = 1
20 page% = &0A
30 SYS "STEBus_wrADR",computer_slot%,,page%
```

selects STEbus memory space 4 Kbyte page &0A (address range &0A000-&0AFFF) for the STEbus interface in slot 1.

STEBus_rdIO (SWI &420D6)**Purpose**

To read a byte from STEbus IO address space.

Parameters

R0 - expansion card slot number R1 - STE IO address

Results

R2 - data

Example

```
10 computer_slot% = 0
20 SPINCadr% = &3C0
30 SYS "STEBus_rdIO",computer_slot%,SPINCadr%+2 TO ,,data%
```

reads Port A of the Z8536 CIO1 (address at Base+2) on an Arcom SPINC board and returns the value in variable data%.

STEBus_wrIO (SWI &420D7)**Purpose**

To write a byte to STEbus IO address space.

Parameters

R0 - expansion card slot number R1 - STE IO address R2 - data

Example

```
10 computer_slot% = 0
20 SPINCadr% = &3C0
30 data% = %11000100
40 SYS "STEBus_wrIO",computer_slot%,SPINCadr%+2,data%
```

writes the bit pattern 11000100 to Port A of the Z8536 CIO1 (address at Base+2) on an Arcom SPINC board.

STEBus_rdMEM (SWI &420D8)**Purpose**

To read a byte from STEbus memory address space.

Parameters

R0 - expansion card slot number R1 - STE memory address

Results

R2 - data

Example

```
10 computer_slot% = 1
20 memadr% = &0C040
```

```
30 SYS "STEBus_rdMEM",computer_slot%,memadr% TO ,,data%
```

reads the STEbus memory at address &0C040 and returns the value in variable data%.

STEBus_wrMEM (SWI &420D9)

Purpose

To write a byte to STEbus memory address space.

Parameters

R0 - expansion card slot number

R1 - STE memory address

R2 - data

Example

```
10 computer_slot% = 1
20 memadr% = &3A173
30 data% = &A5
40 SYS "STEBus_wrMEM",computer_slot%,memadr%,data%
```

writes the byte &A5 to the STEbus memory at address &3A173.

STEBus_rdMEMblk (SWI &420DA)

Purpose

To read a block of bytes from STEbus memory address space into the computer's memory.

Parameters

R0 - expansion card slot number

R1 - start STE memory address

R2 - start computer memory address

R3 - number of bytes to read

Example

```
10 computer_slot% = 2
20 STEmemadr% = &00C00
30 DIM computer_memadr% 1024
40 count% = 1024
50 SYS
"STEBus_rdMEMblk",computer_slot%,STEmemadr%,computer_memadr%,count%
```

reads 1024 bytes from STEbus memory starting at address &00C00 into the computer's memory reserved by the DIM statement (start address defined by the variable computer_memadr%).

STEBus_wrMEMblk (SWI &420DB)

Purpose

To write a block of bytes to STEbus memory address space from the computer's memory.

Parameters

R0 - expansion card slot number

R1 - start STE memory address

R2 - start of computer's memory address

R3 - number of bytes to write

Example

```
10 computer_slot% = 1
20 STEmemadr% = &A0000
30 DIM computer_memadr% 2048
40 count% = 2048
```

```

.
.               initialise the computer's memory
.

90 SYS

```

writes 2048 bytes to STEbus memory starting at address &A0000 from the computer's memory reserved by the DIM statement (start address defined by the variable computer_memadr%).

STEbus_claim IRQvector (SWI &420DC)

Purpose

To claim an STEbus IRQ vector.

Parameters

R0 - expansion card slot number

R1 - interrupt source (0-9)

(0 - ATNRQ0*)

(7 - ATNRQ7*)

(8 - CYCERR*)

(9 - SYSRST*)

R2 - address of interrupt service routine

R3 - value to be passed in R12 when interrupt service routine called

STEbus_releaseIRQvector (SWI &420DD)

Purpose

To release an STEbus IRQ vector.

Parameters

R0 - expansion card slot number

R1 - interrupt source (0-9)

(0 - ATNRQ0*)

(7 - ATNRQ7*)

(8 - CYCERR*)

(9 - SYSRST*)

R2 - address of interrupt service routine

R3 - value to be passed in R12 when interrupt service routine called

STEbus_claim FIQ (SWI &420DE)

Purpose

To claim the FIQ interrupt, move the FIQ handler to &0000001C, change to FIQ mode and initialise FIQ registers, return to SVC mode and set the FIQ interrupt enable bit in the control latch on the expansion card.

Parameters

R0 - expansion card slot number

R1 - address of FIQ handler

R2-R5 - values to be passed in FIQ Regs R10-R13

STEbus_releaseFIQ (SWI &420DF)

Purpose

Clear the FIQ interrupt enable bit in the control latch on the expansion card and release the FIQ interrupt.

Parameters

R0 - expansion card slot number

STEBus_adrhw (SWI &420E0)

Purpose

To return the hardware addresses.

Parameters

R0 - expansion card slot number

Results

R0 - base address in the computer's memory of the STEbus I/O or memory space
(4 Kbyte x 8 of MEMC module address space
- each byte on a 32 bit word boundary)

R1 - address of status register (read) and control latch (write) on the computer expansion card

R2 - address of status register (read) and control latch (write) on the STEbus board

R3 - address of location which when written to clears CYCERR and SYSRST interrupts

R4 - address of Attention Request status register on the STEbus board

R5 - address of Address latch on the STEbus board

STEBus_adrmemADR (SWI &420E1)

Purpose

To return the address of the memory copy of the STEbus memory space page.

Parameters

R0 - expansion card slot number

Results

R1 - address of the memory copy of the STEbus memory space page

STEBus_checkpresent (SWI &420E2)

Purpose

To determine whether an STEbus interface is present.

Parameters

R0 - expansion card slot number

Results

R1 - >0 expansion card present, 0 expansion card not present

STEBus_rdmowr IO (SWI &420E3)

Purpose

To perform an indivisible read modify write of I/O address space, requests for control of the bus are locked during the execution of this SWI. The new value = (old value AND R3) EOR R2.

Parameters

R0 - expansion card slot number

R1 - STE IO address

R2 - EOR mask

R3 - AND mask

Example

```
10 computer_slot% = 0
20 IOadr% = &3C0
30 EORmsk% = %10110000
40 ANDmsk% = %00001111
50 SYS "STEBus_rdmowr IO",computer_slot%,EORmsk%,ANDmsk%
```

the new value of IO address &3C0 = (old value AND %00001111) EOR %10110000.

STEBus_rdmowrMEM (SWI &420E4)

Purpose

To perform an indivisible read modify write of memory address space, requests for control of the bus are locked during the execution of this SWI. The new value = (old value AND R3) EOR R2.

Parameters

R0 - expansion card slot number

R1 - STE memory address

R2 - EOR mask

R3 - AND mask

Example

```
10 computer_slot% = 0
20 memadr% = &3A000
30 EORmsk% = %10000000
40 ANDmsk% = %01111111
50 SYS "STEBus_rdmowrMEM",computer_slot%,memadr%,EORmsk%,ANDmsk%
```

the new value of memory address &3C0 = (old value AND %00001111) EOR %10110000.

4 STEbus Interface Link Selection Options

Note - the following link descriptions are true when the link is fitted (+ indicates the link position as supplied).

4.1 Computer Expansion Card

EPROM Size	Link S1	Link S2	Link S3
16K	A	A	A
+ 32K	B	A	A
64K	B	B	A
128K	B	B	B

4.2 STEbus BOARD

Bus request

+	S1	A	local request to on board arbiter request on BUSRQ0*
	S1	B	
	S1	C	request on BUSRQ1

Bus acknowledge

+	S2	A	local acknowledge from on board arbiter acknowledge from BUSAK0* acknowledge from BUSAK1*
	S2	B	
	S2	C	

Master Mode (Release on request enable)

+	S3	A	release on BUSRQ0
+	S3	B	release on BUSRQ1

On board arbiter connections

+	S4	A	connect arbiter to BUSAK0
+	S4	B	connect arbiter to BUSAK1

Link Selection Options S1 S2 S3 and S4 Summary

On board arbitration

Bus request - local request (as supplied)

S1 A fitted	S2 A fitted	S3 A fitted	S4 A fitted
S1 B open	S2 B open	S3 B fitted	S4 B fitted
S1 C open	S2 C open		

Bus request on BUSRQ0*

S1 A open	S2 A open	S3 A open	S4 A fitted
S1 B fitted	S2 B fitted	S3 B fitted	S4 B fitted
S1 C open	S2 C open		

Bus request on BUSRQ1*

S1 A open	S2 A open	S3 A fitted	S4 A fitted
S1 B open	S2 B open	S3 B open	S4 B fitted
S1 C fitted	S2 C fitted		

External arbitration

Bus request on BUSRQ0*

S1 A open	S2 A open	S3 A open	S4 A open
S1 B fitted	S2 B fitted	S3 B fitted	S4 B open
S1 C open	S2 C open		

Bus request on BUSRQ1*

S1 A open	S2 A open	S3 A fitted	S4 A open
S1 B open	S2 B open	S3 B open	S4 B open
S1 C fitted	S2 C fitted		

Interrupt enables

S5 1A	ATNRQ0*	interrupts connected to the computer's IRQ
S5 1B	ATNRQ0*	interrupts connected to the computer's FIQ
S5 2A	ATNRQ1*	interrupts connected to the computer's IRQ
S5 2B	ATNRQ1*	interrupts connected to the computer's FIQ
S5 3A	ATNRQ2*	interrupts connected to the computer's IRQ
S5 3B	ATNRQ2*	interrupts connected to the computer's FIQ
S5 4A	ATNRQ3*	interrupts connected to the computer's IRQ
S5 4B	ATNRQ3*	interrupts connected to the computer's FIQ
S5 5A	ATNRQ4*	interrupts connected to the computer's IRQ
S5 5B	ATNRQ4*	interrupts connected to the computer's FIQ
S5 6A	ATNRQ5*	interrupts connected to the computer's IRQ
S5 6B	ATNRQ5*	interrupts connected to the computer's FIQ
S5 7A	ATNRQ6*	interrupts connected to the computer's IRQ
S5 7B	ATNRQ6*	interrupts connected to the computer's FIQ
S5 8A	ATNRQ7*	interrupts connected to the computer's IRQ
S5 8B	ATNRQ7*	interrupts connected to the computer's FIQ
S5 9A	CYCERR*	(Cycle Error) connected to the computer's IRQ
S5 9B	CYCERR*	(Cycle Error) connected to the computer's FIQ
S5 10A	SYSRST*	interrupts connected to the computer's IRQ
S5 10B	SYSRST*	interrupts connected to the computer's FIQ

SYSClk select

- + S6 SYSClk from the STEbus board (connects the STEbus SYSClk bus signal to the 16 MHz signal on the STEbus board)

SYSRST select

- + S7 SYSRST* from the STEbus board (connects the STEbus SYSRST* bus signal to the open collector buffered output from the control latch on the STEbus board)

APPENDIX I

MEMORY MAP

	R/W	slot 0	slot 1	slot 2	slot 3
STEBus board address latch	W	&0334300C	&0334700C	&0334B00C	&0334F00C
STEBus board Attention Request status register	R	&03343008	&03347008	&0334B008	&0334F008
STEBus board clear CYCERR and SYSRST interrupts	W	&03343004	&03347004	&0334B004	&0334F004
STEBus board status register/latch control	R/W	&03343000	&03347000	&0334B000	&0334F000
Computer expansion card status register/latch control	R/W	&03342800	&03346800	&0334A800	&0334E800
Computer expansion card ID	R	&033C0000	&033C4000	&033C8000	&033CC000
STEBus I/O or memory space□	R/W from to	&03000000 &03003FFC	&03004000 &03007FFC	&03008000 &0300BFFC	&0300C000 &0300FFFC

Appendix II

Extended Expansion Card ID

Product Type (bytes 3-lo and 4-hi) = 118 STEbus Interface

Manufacturer Code (bytes 5-lo and 6-hi) = 5 Intelligent Interfaces

Country (byte 7) = 0 UK

Appendix III

STEBus Module SWI's (parameters normal, results italic)

	SWI	R0	R1	R2	R3	R4	R5	R6
STEBus_rdARCsts	&420C0	slot		data				
STEBus_wrARClat	&420C1	slot		data				
STEBus_rdSTEsts	&420C2	slot		data				
STEBus_wrSTElat	&420C3	slot		data				
STEBus_enableIRQ	&420C4	slot						
STEBus_disableIRQ	&420C5	slot						
STEBus_enableFIQ	&420C6	slot						
STEBus_disableFIQ	&420C7	slot						
STEBus_enableATNinterrupts	&420C8	slot						
STEBus_disableATNinterrupts	&420C9	slot						
STEBus_enableSYSRSTandCYCERRinterrupts	&420CA	slot						
STEBus_disableSYSRSTandCYCERRinterrupts	&420CB	slot						
STEBus_setSYSRST	&420CC	slot						
STEBus_clearSYSRST	&420CD	slot						
STEBus_selectMEM	&420CE	slot						
STEBus_selectIO	&420CF	slot						
STEBus_lock	&420D0	slot						
STEBus_unlock	&420D1	slot						
STEBus_reset	&420D2	slot						
STEBus_STEclri	&420D3	slot						
STEBus_rdATN	&420D4	slot		data				
STEBus_wrADR	&420D5	slot		data				
STEBus_rdIO	&420D6	slot	STEadr	data				
STEBus_wrIO	&420D7	slot	STEadr	data				
STEBus_rdMEM	&420D8	slot	STEadr	data				
STEBus_wrMEM	&420D8	slot	STEadr	data				
STEBus_rdMEMblk	&420DA	slot	STEadr	compadr	count			
STEBus_wrMEMblk	&420DB	slot	STEadr	compadr	count			
STEBus_claimIRQvector	&420DC	slot	intsrc	rtadr	R12			
STEBus_releaseIRQvector	&420DD	slot	intsrc	rtadr	R12			
STEBus_claimFIQ	&420DE	slot	intsrc	rtadr	R10	R11	R12	R13
STEBus_releaseFIQ	&420DF	slot						
STEBus_adrhw	&420E0	slot						

Results (R1 MEMCadr, R2 STEstslatadr, R3 STEstslatadr, R4 STEclriadr, R5 ATNadr ADRadr)

	SWI	R0	R1	R2	R3	R4	R5	R6
STEBus_adrmemADR	&420E1	slot	memADRadR					
STEBus_checkpresent	&420E2	slot						
		status						
STEBus_rdmowrIO	&420E3	slot	STEadr	EORmsk	ANDmsk			
STEBus_rdmowrMEM	&420E4	slot	STEadr	EORmsk	ANDmsk			

Notes

slot	expansion card slot number
data	refer to the description in the appropriate part of section 3
STEadr	STE memory or IO address
compadr	computer's memory address
count	number of bytes to read or write
intsrc	interrupt source
rtadr	address of interrupt handler
R10,R11,R12,R13	values to be passed in Regs R10-R13
MEMCadr	base address in the computer's memory of the STEbus I/O or memory space
ARCstlatadr	address of status register (read) and control latch (write) on the computer expansion card
STEstlatadr	address of status register (read) and control latch (write) on the STEbus board
STEcIriadr	address of location which when written to clears CYCERR and SYSRST interrupts
ATNadr	address of Attention Request status register on the STEbus board
ADRadR	address of Address latch on the STEbus board
memADRadR	address of the memory copy of the STEbus memory space page status
	>0 expansion card present, 0 expansion card not present
EORmsk	EOR mask
ANDmsk	AND mask



PL1

CONNECTOR DIN41612 TYPE C 90 DEG PLUG
ROWS A AND C LOADED






0V	A1	C1	0V
NC	A2	C2	NC
NC	A3	C3	0V
LAC[13]	A4	C4	0V
LAC[12]	A5	C5	NC
LAC[11]	A6	C6	MS*
LAC[10]	A7	C7	NC
LAC[9]	A8	C8	NC
LAC[8]	A9	C9	NC
LAC[7]	A10	C10	NC
LAC[6]	A11	C11	NC
LAC[5]	A12	C12	RST*
LAC[4]	A13	C13	PR/W*
LAC[3]	A14	C14	PWE*
LAC[2]	A15	C15	PRE*
NC	A16	C16	PIRQ*
NC	A17	C17	PFIQ*
NC	A18	C18	NC
NC	A19	C19	NC
NC	A20	C20	NC
NC	A21	C21	NC
NC	A22	C22	PS*
NC	A23	C23	IDGT*
BD[7]	A24	C24	IDRQ*
BD[6]	A25	C25	BL*
BD[5]	A26	C26	0V
BD[4]	A27	C27	NC
BD[3]	A28	C28	NC
BD[2]	A29	C29	REF8M
BD[1]	A30	C30	+5V
BD[0]	A31	C31	NC
+5V	A32	C32	NC






1	18 JUN 90	A G RAY
ISS	DATE	DRAWN
TITLE STE BUS INTERFACE ARCHIMEDES EXPANSION CARD		
DRG NO II112.000 SHT 1 OF 3		



(C) COPYRIGHT 1990
INTELLIGENT INTERFACES LTD
43B WOOD STREET
STRATFORD-UPON-AVON
WARWICKSHIRE CV37 6JQ



IC6 LS03 PIN 14 +5V PIN 7 0V
+5v








100 microF SMOOTHING
CAPACITOR BETWEEN +5V
AND 0V ON TO BOARD

100 nanoF DECOUPLING
CAPACITOR BETWEEN +5V
AND 0V ON TO BOARD



PL2

CONNECTOR RIGHT ANGLE BOXED SOLDER PIN HEADER
WITH LONG EJECTOR/LATCH

0V	1	2	0V
CIRQ*	3	4	0V
CRST*	5	6	0V
CFIQ*	7	8	0V
CARCRQ*	9	10	0V
CARCGT*	11	12	0V
0V	13	14	0V
CWE*	15	16	0V
CRE*	17	18	0V
0V	19	20	0V
CQMS*	21	22	0V
CPS*	23	24	0V
CR/W*	25	26	0V
CA0	27	28	CA1
CA2	29	30	CA3
CA4	31	32	CA5
CA6	33	34	CA7
CA8	35	36	CA9
CA10	37	38	CA11
0V	39	40	0V
CD0	41	42	CD1
CD2	43	44	CD3
CD4	45	46	CD5
CD6	47	48	CD7
0V	49	50	0V

3	30 NOV 90	A G RAY
1	18 JUN 90	A G RAY
ISS	DATE	DRAWN
TITLE STE BUS INTERFACE ARCHIMEDES EXPANSION CARD		
DRG NO II112.000 SHT 3 OF 3		


(C) COPYRIGHT 1990
INTELLIGENT INTERFACES LTD
43B WOOD STREET
STRATFORD-UPON-AVON
WARWICKSHIRE CV37 6JQ






PL1
CONNECTOR RIBBON CABLE
90 DEG 'CLICK' BOXED HEADER


0V	1	2	0V
CIRQ*	3	4	0V
CRST*	5	6	0V
CFIQ*	7	8	0V
CARCRQ*	9	10	0V
CARCGT*	11	12	0V
0V	13	14	0V
CWE*	15	16	0V
CRE*	17	18	0V
0V	19	20	0V
CQMS*	21	22	0V
CPS*	23	24	0V
CR/W*	25	26	0V
CA0	27	28	CA1
CA2	29	30	CA3
CA4	31	32	CA5
CA6	33	34	CA7
CA8	35	36	CA9
CA10	37	38	CA11
0V	39	40	0V
CD0	41	42	CD1
CD2	43	44	CD3
CD4	45	46	CD5
CD6	47	48	CD7
0V	49	50	0V



3	30 NOV 90	A G RAY
1	22 JUN 90	A G RAY
ISS	DATE	DRAWN
TITLE STE BUS INTERFACE STE BUS BOARD		
DRG NO III13.000 SHT 1 OF 3		

(C) COPYRIGHT 1990
INTELLIGENT INTERFACES LTD
43B WOOD STREET
STRATFORD-UPON-AVON
WARWICKSHIRE CV37 6JQ









4	12 DEC 90	A G RAY
3	30 NOV 90	A G RAY
2	19 SEP 90	A G RAY
1	22 JUN 90	A G RAY
ISS	DATE	DRAWN
TITLE STE BUS INTERFACE STE BUS BOARD		
DRG NO III13.000 SHT 2 OF 3		

(C) COPYRIGHT 1990
INTELLIGENT INTERFACES LTD
43B WOOD STREET
STRATFORD-UPON-AVON
WARWICKSHIRE CV37 6JQ

PL2

CONNECTOR DIN41612 TYPE C 90 DEG PLUG
ROWS A AND C LOADED

0V	A1	C1	0V
+5V	A2	C2	+5V
D0	A3	C3	D1
D2	A4	C4	D3
D4	A5	C5	D5
D6	A6	C6	D7
A0	A7	C7	0V
A2	A8	C8	A1
A4	A9	C9	A3
A6	A10	C10	A5
A8	A11	C11	A7
A10	A12	C12	A9
A12	A13	C13	A11
A14	A14	C14	A13
A16	A15	C15	A15
A18	A16	C16	A17
CM0	A17	C17	A19
CM2	A18	C18	CM1
ADRSTB*	A19	C19	0V
DATAK*	A20	C20	DATSTB*
TFRERR*	A21	C21	0V
ATNRQ0*	A22	C22	SYSRST*
ATNRQ2*	A23	C23	ATNRQ1*
ATNRQ4*	A24	C24	ATNRQ3*
ATNRQ6*	A25	C25	ATNRQ5*
0V	A26	C26	ATNRQ7*
BUSRQ0*	A27	C27	BUSRQ1*
BUSAK0*	A28	C28	BUSAK1*
SYSCLK	A29	C29	+VSTBY
-12V	A30	C30	+12V
+5V	A31	C31	+5V
0V	A32	C32	0V

1	22 JUN 90	A G RAY
ISS	DATE	DRAWN
TITLE STE BUS INTERFACE STE BUS BOARD		
DRG NO II113.000 SHT 3 OF 3		

(C) COPYRIGHT 1990
INTELLIGENT INTERFACES LTD
43B WOOD STREET
STRATFORD-UPON-AVON
WARWICKSHIRE CV37 6JQ